About Nicolas
French
Native or bilingual
English
Fluent
Experience
- Theryq (Next generation Radiotherapy Flash),FPGA RTL design engineer | October 2024 to April 2026 (1.5years)MEDICALOctober 2024 - April 2026 (1 year and 6 months)Peynier, France-Design and verification of high-precision real-time RTL architectures for a medicaldevice, achieving timing closure on resource-constrained Microchip FPGA platforms
- Idemia Secure Transaction,ASIC RTL design engineer | September 2023 to August 2024 (1year)BANKING AND INSURANCESeptember 2023 - August 2024 (11 months)Meyreuil, France-Select and integrate a RISC-V CPU to replace the licensed CPU used in Idemia's designs. RTL verification of several Verilog architectures for secure products.
- Faurecia Clarion Electronics,ASIC RTL design engineer | June 2020 to June 2023 (3years)AUTOMOBILEJune 2020 - June 2023 (3 years)Paris, France- ASIC development for radio and tv reception in cars. Development of the audio IPs and an architecture including an opencore CPU.
Recommendations
Be the first to recommend Nicolas
Help this freelancer shine by sharing your experience working together.
These freelancer profiles also match your criteria
Agatha Frydrych
Backend Java Software Engineer
4.7
(3)
2
Baptiste Duhen
Fullstack developer
4.6
(4)
5
Amed Hamou
Senior Lead Developer
4
(2)
7
Audrey Champion
Web developer
4.3
(3)
4
Education
- Master en micro électroniqueSorbonne Université2019Development fpga Traitement du signal Électronique analogique Programmation bas niveau
- License électroniqueUniversité Pierre et Marie Curie2017